Compilerconstructie

najaar 2012

http://www.liacs.nl/home/rvvliet/coco/

Rudy van Vliet kamer 124 Snellius, tel. 071-527 5777 rvvliet(at)liacs(dot)nl

college 7, dinsdag 5 november 2013

Storage Organization

Code Generation

7.1 Storage Organization



Typical subdivision of run-time memory into code and data areas

7.2 Stack Allocation of Space

```
int a[11];
void readArray() /* Reads 9 integers into a[1],...a[9]. */
{ int i;
  • • •
}
int partition (int m, int n)
{ /* Picks a separator value v, and partitions a[m..n] so that
     a[m..p-1] are less than v, a[p]=v, and a[p+1..n} are
     equal to or greater than v. Returns p. */
  . . .
}
void quicksort (int m, int n)
{ int i;
  if (n > m)
  { i = partition(m, n);
    quicksort(m, i-1);
    quicksort(i+1, n);
  }
}
main ()
{ readArray();
  a[0] = -99999;
  a[10] = 9999;
  quicksort(1,9);
}
```

Possible Activations

```
enter main()
    enter readArray()
    leave readArray()
    enter quicksort(1,9)
        enter partition(1,9)
        leave partition(1,9)
        enter quicksort(1,3)
        ...
        leave quicksort(1,3)
        enter quicksort(5,9)
        ...
        leave quicksort(5,9)
        leave quicksort(1,9)
        leave main()
```



Traversal of Activation Tree

- 1. Sequence of procedure *calls* \approx preorder traversal
- 2. Sequence of procedure *returns* \approx postorder traversal
- 3. When control lies at particular node (\approx activation), the 'open' (*live*) activations are on path from root

7.2.2. Activation Records

Actual parameters
Returned values
Control link
Access link
Saved machine status
Local data
Temporaries

Possible (order of) elements of activation record

Code Generator Position in a Compiler



- Output code must
 - be correct
 - use resources of target machine effectively
- Code generator must run efficiently

Generating optimal code is undecidable problem Heuristics are available

8.1 Issues in Design of Code Generator

- Input to the code generator
- The target program
- Instruction selection
- Register allocation and assignment
- Evaluation order

Input to the Code Generator

- Intermediate representation of source program
 - Three-address representations (e.g., quadruples)
 - Virtual machine representations (e.g., bytecodes)
 - Postfix notation
 - Graphical representations (e.g., syntax trees and DAGs)
- Information from symbol table to determine run-time addresses
- Input is free of errors
 - Type checking and conversions have been done

The Target Program

- Common target-machine architectures
 - RISC: reduced instruction set computer
 - CISC: complex instruction set computer
 - Stack-based
- Possible output
 - Absolute machine code (executable code)
 - Relocatable machine code (object files for linker)
 - Assembly-language

Instruction Selection

- Given IR program can be implemented by many different code sequences
- Different machine instruction speeds
- Naive approach: statement-by-statement translation, with a code template for each IR statement

Example: x = y + z Now, a = b + c d = a + e

LD	RO,	у				LD	RO,	b	
ADD	RO,	RO,	Z			ADD	RO,	RO,	С
ST	x, I	RO				ST	a, I	RO	
						LD	RO,	a	
						ADD	RO,	RO,	е
						ST	d, I	RO	

Target Machine

- Designing code generator requires understanding of target machine and its instruction set
- Our machine model
 - byte-addressable
 - has n general purpose registers $RO, R1, \ldots, Rn-1$
 - assumes operands are integers

Instructions of Target Machine

- Load operations: LD dst, addre.g., LD r, x or LD r_1, r_2
- Store operations: ST x, r
- Computation operations: OP dst, src_1 , src_2 e.g., SUB r_1, r_2, r_3
- Unconditional jumps: BR L
- Conditional jumps: Bcond r, L e.g., BLTZ r, L

Addressing Modes of Target Machine

Form	Address	Example
r	r	LD R1,R2
x	x	LD R1, x
a(r)	a + contents(r)	LD R1, $a(R2)$
c(r)	c + contents(r)	LD R1,100(R2)
*r	contents(r)	LD R1, *R2
*c(r)	contents(c + contents(r))	LD R1, *100(R2)
#c		LD R1,#100

Addressing Modes (Examples)

x = *p b = a[i]:LD R1, p LD R1, i LD R2, 0(R1) MUL R1, R1, #8 ST x, R2 LD R2, a(R1)ST b, R2 a[j] = c if x < y goto L LD R1, x LD R1, c LD R2, y LD R2, j SUB R1, R1, R2 MUL R2, R2, #8 ST a(R2), R1 BLTZ R1, M

Instruction Costs

- Costs associated with compiling / running a program
 - Compilation time
 - Size, running time, power consumption of target program
- Finding optimal target problem: undecidable
- (Simple) cost per target-language instruction:
 - 1 + cost for addressing modes of operands \approx length (in words) of instruction

Examples:

instruction	cost
LD RO, R1	1
LD RO, x	2
LD R1, *100(R2)	2

8.4 Basic Blocks and Flow Graphs

- 1. Basic block: maximal sequence of consecutive three-address instructions, such that
 - (a) Flow of control can only enter through first instruction of block
 - (b) Control leaves block without halting or branching
- 2. Flow graph: graph with nodes: basic blocks edges: indicate flow between blocks

Determining Basic Blocks

- Determine leaders
 - 1. First three-address instruction is leader
 - 2. Any instruction that is target of goto is leader
 - 3. Any instruction that immediately follows goto is leader
- For each leader, its basic block consists of leader and all instructions up to next leader (or end of program)

Determining Basic Blocks (Example)

Determine leaders

Pseudo code

```
for i = 1 to 10 do
for j = 1 to 10 do
a[i, j] = 0.0;
for i = 1 to 10 do
a[i, i] = 1.0;
```

Three-address code

```
1) i = 1
2) j = 1
3) t1 = 10 * i
4) t^2 = t^1 + j
5) t3 = 8 * t2
 6) t4 = t3 - 88
 7) a[t4] = 0.0
8) j = j + 1
 9) if j <= 10 goto (3)
10) i = i + 1
11) if i <= 10 goto (2)
12) i = 1
13) t5 = i - 1
14) t6 = 88 * t5
15) a[t6] = 1.0
16) i = i + 1
17) if i <= 10 goto (13)
```

Determining Basic Blocks (Example)

Determine leaders

Pseudo code

Three-address code

for
$$i = 1$$
 to 10 do
for $j = 1$ to 10 do
 $a[i, j] = 0.0;$
for $i = 1$ to 10 do
 $a[i, i] = 1.0;$

21

Flow Graph

Edge from block ${\cal B}$ to block ${\cal C}$

- if there is (un)conditional jump from end of *B* to beginning of *C*
- if *C* immediately follows *B* in original order, and *B* does not end in unconditional jump

Flow Graph (Example)



Loops in Flow Graph

Loop is set of nodes

- With unique loop entry \boldsymbol{e}
- Every node in L has nonempty path in L to e

Example

- $\{B_3\}$, with loop entry B_3
- $\{B_2, B_3, B_4\}$, with loop entry B_2
- $\{B_6\}$, with loop entry B_6



Next-Use Information

 Next-use information is needed for dead-code elimination and register assignment

(i) x = a * b
...
(j) z = c + x

Instruction j uses value of x computed at ix is live at i, i.e., we need value of x later

• For each three-address statement x = y op z in block, record next-uses of x, y, z

Determining Next-Use Information

For single basic block

- Assume all non-temporary variables are live on exit
- Make backward scan of instructions in block
- For each instruction *i*: x = y op *z*
 - 1. Attach to i current next-use- and liveness information of x,y,z
 - 2. Set x to 'not live' and 'no next use'
 - 3. Set y and z to 'live' Set 'next uses' of y and z to i

Passing Liveness Information over Blocks



Passing Liveness Information over Blocks

Example of loop



Compiler constructie

college 7 Storage Organization Code Generation

Chapters for reading: 7.1, 7.2–7.2.3 8.intro, 8.1, 8.2, 8.4