## Task 1

Design a Full Adder using 2 Half Adders.


## Task 2

Design 4-bit 2's complement Adder/Subtractor.


We will use 2's complement signed numbers.


## Task 3

Using your Adder/Subtractor, show that:


Your 4-bit Adder-Subtractor operates on 3-bit signed numbers.
The 4-th bit in the numbers is interpreted as the sign bit.

## Task 4

Design 4-bit Adder/Subtractor with Overflow Detection Logic.


- $\mathrm{V}=1$ indicates overflow condition when adding/subtracting signed-2's complement numbers.



## Increment by 1



## Decrement by 1



## Multiplication/Division by constant

Multiplication by 2 (shift left)


Division by 2 (shift right)


Multiplication by $2^{n}$


Division by $2^{n}$


