

Embedded Systems: Specification and Modeling (part II)

Todor Stefanov

Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands


Outline


- Why considering modeling and specification?
- Requirements for Specification Techniques
- Models of Computation
 - State-based models (not considered in this course!)
 - FSM (classical automata)
 - Timed automata
 - StateCharts
 - Petri Nets (not considered in this course!)
 - Condition/Event Nets
 - Predicate/Transition Nets
 - Place/Transition Nets
 - Actor-based Dataflow models
 - SDF, CSDF, PPN, PSDF, PCSDF, PPPN, KPN
- Specification Languages
 - VHDL, SystemC, Others



Cyclo-Static Dataflow (CSDF)

- Introduced by Lauwereins et al., KU Leuven, 1994
- Network of concurrent actors
 - Passive actors
 - Communication is buffered
- Useful generalization of SDF
 - Variable production/consumption
 - Variations form periodic pattern
- Characteristics of CSDF
 - Compile time analyzable
 - Static schedule
 - Buffer sizes
 - Optimization for memory/speed
 - Usually uses less buffer memory compared to SDF






Iteration: ABBCBCD

Actor C has variable production/consumption rate with period of 2

CSDF Operational Semantics: Firing Rule

- CSDF actor is *enabled* if there is a certain number of tokens on each of its input channels
- Enabled actor is fired by removing
 - number of tokens from each of its input channels
 - placing tokens on each of its output channels
- Iteration: sequence of actors firings that brings CSDF to its initial state
 - many possible sequences as long as firing rules are obeyed
 - actors can fire in parallel!



Iteration: ABBCBCD

CSDF: Variable Production and Consumption rate

```
fire A { ... produce N_i ... [N_0, \dots, N_{P-1}] [M_0, \dots, M_{Q-1}] fire B { ... consume M_i ... } ... }
```

- How can we exploit cyclic production/consumption for analysis?
- Define a Balance equations for each channel:

$$r_{A} * \sum_{i=0}^{P-1} N_{i} = r_{B} * \sum_{i=0}^{Q-1} M_{i}$$
 $f_{A} = P * r_{A}; f_{B} = Q * r_{B}$

number of tokens consumed per phase

aggregated number of firings per iteration

actual number of firings per iteration




CSDF: Scheduling

- Scheduling is much like SDF
 - Balance equations establish relative firing rates as for SDF
 - Any scheduling algorithm that avoids buffer underflow will produce a valid schedule if one exists
- Advantage: even more schedule flexibility
- Makes it easier to avoid large buffers



CSDF vs. SDF


- SDF actors consume/produce the same number of tokens at each firing!
- Usually this lead to larger buffer requirements in SDF compared to CSDF
- Example: Model a distributor actor (i.e., actor B)



Schedule: AABCD

Requires: 4 units of buffer memory

2 for edge (AB) and 1 for (BC) and (BD)



Schedule: ABCABD


Requires: 3 units of buffer memory


1 for each edge (AB), (BC), and (BD)



Polyhedral Process Network (PPN)

- Introduced at LIACS in 2000
- Network of concurrent processes
 - Active actors (processes)
 - Communicate over <u>bounded</u> FIFOs
- Processes:
 - Perform some computation
 - Communicate data (read/write)
 - blocking read
 - blocking write
- Process behaviour expressed as parameterized polyhedral descriptions
- Characteristics of PPNs
 - Compile time analyzable
 - Deterministic execution
 - Do not impose a particular schedule







PPN: Example

```
int N = 10, P = 3;
int M = 10, P = 3;
                                                                                              for(j=1; j <= N; j++) {
for(i=1; i \le M; i++) {
                                                                                                if(i < = P)
 out = F1();
                                                                                                  in = read(p6);
 if( i < = P)
                                                                                                else
   write(p2, out);
                                                                                                  in = read(p5);
 else
                                                                                                F3(in);
   write( p1, out );
                                                                                              int P = 3:
                                                                                              for( j=1; j <= P; j++) {
                                                                                                  in = read(p3);
   Polyhedral Process Networks (PPN)
                                                                                                  out = F2(in);
                                                                                                   write(p4, out);
```

- Can be derived automatically
- Well defined structure of a process
 - READ EXECUTE WRITE code sections

Equivalent to Static Affine Nested-loop Programs

- Parameterized, static, and affine control in
 - for-loop bounds
 - if-conditions
- Parameters cannot change values at run-time!



PPN: Some Definitions

```
int N = 10, P = 3:
int M = 10, P = 3;
                                                                                                 for(j=1; j <= N; j++) {
for(i=1; i \le M; i++) {
                                                                                                   if(i < = P)
 out = F1();
                                                                                                     in = read(p6);
 if( i < = P)
                                                                                                   else
   write(p2, out);
                                                                                                     in = read(p5);
 else
                                                                                                   F3(in);
   write(p1, out);
                                                                                                 int P = 3:
                                                                                                 for( j=1; j <= P; j++) {
                                                                                                     in = read(p3);
Node Domain (ND<sub>Fi</sub>):
                                                                                                     out = F2(in);
                                                                                                     write(p4, out);
  Iterations for which function F<sub>i</sub> is executed
```

- Example: ND_{F3} is 1 ≤ j ≤ N
- Input Port Domain (IPD_{Pi}):
 - Iterations for which port P_i is read
 - Example: IPD_{P5} is P < j ≤ N</p>
- Output Port Domain (OPD_{Pi}):
 - Iterations for which port P_i is written
 - Example: OPD_{P2} is 1≤i≤P

Mapping (M_{PjPi}):

- Relation between IPD_{Pj} and OPD_{Pi} corresponding to channel (P_iP_i)
- Example: M_{P5P1}: i = 1* j, where j ∈ IPD_{P5} i ∈ OPD_{P1}


PPN: Polyhedral Description (1)

- Process behavior expressed as parameterized polyhedrons
- What is a parameterized polyhedron?

$$\mathcal{P}(\mathbf{p}) = \{ \mathbf{x} \in \mathbb{Q}^n \mid A\mathbf{x} = B\mathbf{p} + \mathbf{b} \land C\mathbf{x} \ge D\mathbf{p} + \mathbf{d} \}$$

- Set of points x in the n-dimensional space satisfying some constraints where
- $\mathbf{p} \in \mathbb{Q}^m$ is a vector of parameters
- A, B, C, D are integral matrixes
- b and d are an integral vectors
- Example

$$\mathcal{P}(p) = \{(x_1, x_2) \in \mathbb{Q}^2 \mid 0 \le x_2 \le 4 \land x_2 \le x_1 \le x_2 + 9 \land x_1 \le p \land p \le 40\}$$





PPN: Polyhedral Description (2)

Every Node, Input and Output Port Domain can be represented as Parameterized Polyhedron

Example: IPD_{IP1} as polyhedron

$$i \geq 2,$$

$$-i \geq -M,$$

$$j = 2$$


$$2 \leq i \leq M,$$

$$2 \leq j \leq N,$$

$$j - 2 = 0$$

$$j - 2 = 0$$

$$1*i + 0*j \ge 0*M + 0*N + 2$$
,
 $-1*i + 0*j \ge -1*M + 0*N + 0$,
 $0*i + 1*j = 0*M + 0*N + 2$



```
1 // process ND_1
2 void main() {
3 for( int i=2; i<=M; i++ )</pre>
                                     CONTROL
4 for( int j=2; j<=N; j++) {
       if(i-2 == 0)
         read( IP1, in_0 );
                                         READ
       if( j-3 >= 0 )
         read(IP2, in 0);
9
       Transformer(in_0, out_0);
                                      EXECUTE
       if(-j+N-1 >= 0)
10
         write( OP1, out 0 );
                                        WRITE
       if(j-N == 0)
12
         write( OP2, out_0 );
     } // for i
15 } // main
```

$$P(M,N) = \left\{ (i,j) \in \mathbb{Z}^2 \mid \begin{bmatrix} 0 & 1 \end{bmatrix} * \begin{pmatrix} i \\ j \end{pmatrix} = \begin{bmatrix} 0 & 0 \end{bmatrix} * \begin{pmatrix} M \\ N \end{pmatrix} + 2 \right\} \cap \begin{bmatrix} 1 & 0 \\ -1 & 0 \end{bmatrix} * \begin{pmatrix} i \\ j \end{pmatrix} \ge \begin{bmatrix} 0 & 0 \\ -1 & 0 \end{bmatrix} * \begin{pmatrix} M \\ N \end{pmatrix} + \begin{pmatrix} 2 \\ 0 \end{pmatrix} \right\}$$

$$\mathcal{P}(\mathbf{p}) = \{ \mathbf{x} \in \mathbb{Q}^n \mid A\mathbf{x} = B\mathbf{p} + \mathbf{b} \land C\mathbf{x} \ge D\mathbf{p} + \mathbf{d} \}$$



PPN: Some Remarks

```
int N = 5, P = 3:
  int M = 5, P = 3;
                                                                                                  for(j=1; j <= N; j++) {
  for(i=1; i \le M; i++) {
                                                                                                    if(i < = P)
    out = F1();
                                                                                                      in = read(p6);
    if( i < = P)
                                                                                                    else
     write( p2, out );
                                                                                                     in = read(p5);
    else
                                                                                                    F3(in);
     write(p1, out);
                                                                                                  int P = 3:
PPNs allow to perform formal
                                                                                                  for(j=1; j <= P; j++) {
                                                                                                      in = read(p3);
```

- Affine (linear) transformations on polyhedrons
- PPNs allow to set and solve optimization problems (such as FIFO size calculations, etc.)
 - Expressed as Integer Linear Programing (ILPs)
- PPNs can be converted to CSDFs

algebraic transformations, i.e.,

- PPNs are very compact representation of some class of CSDF
- Example:



out = F2(in); write(p4, out);

Decidable Dataflow Models

- SDF, CSDF, PPN are Decidable Models
 - have limited expressive power
 - they can model only applications with <u>static behavior</u>
- However, there are many applications that employ high-level dynamics in their behavior
 - User interface functionality
 - Mode changes
 - Adaptive algorithms
 - Behavior changes depending on available processing resources, etc...
- How to solve this problem?



Partly Decidable Dataflow Models


- Observation: Key subsystems of dynamic applications still
 - exhibit large amounts of "quasi-static" structure
 - stay fixed across significant windows of time
- Dynamic dataflow models have been proposed
 - address the limitation of decidable models by
 - abandoning most restrictions related to decidable dataflow
- However, these models are limited
 - in their ability to exploit the quasi-static structures
 - almost NO analysis can be done at design time
- Therefore, Partly Decidable Models are proposed!
- The Key is the Dynamic Parameterization of actors!



Dynamic Parametrization of Actors

The Key concept is:


- Introduce Dynamic Parameters (global and/or local)
- Do Structured Control of Dynamic Parameters





Parameterized Dataflow Concept

- Hierarchical modeling
- Subsystem is composed of 3 parmeterized DF graphs:
 - init, subinit, body
- Subsystem parameters
 - configured in init/subinit
 - used in body
- Dynamically reconfigurable
 - init invoked at the beginning of each invocation of parent graph
 - subinit invoked at the beginning of each invocation of the associated subsystem
 - body invoked after each invocation of subinit






Meta-modeling with parameterized dataflow concept


- Parameterized dataflow concept can be applied to any dataflow MoC denoted with X
- Parameterized dataflow + X → "Parameterized X"
- Examples of parameterized dataflow MoC that we will look at are:
 - Parameterized Synchronous Dataflow (PSDF)
 - Parameterized Cyclo-Static Dataflow (PCSDF)
 - Parameterized Polyhedral Process Network (PPPN)



PSDF Example: Speech Compression



PCSDF Example: Speech Compression



Parameterized PPN (P³N)

- Extends the PPN model by allowing parameters to change values at run-time
- Special control channels are added to set the values of the parameters
 - Global parameters values are changed by the environment
 - Local parameters values are changed by nodes in the network
- Semantics defined to allow some compile time analysis (for buffer sizes)
- Parameter values are changed in a way that preserves consistency (exec. with bounded buff memory)



p3 🔾 🗀

P³N Example: Low Speed Obstacle Detection

```
for(ever) {
              X,Y
                            extract frame( X, Y ) // 2 frames from the captured image
                                                    // detect targets
                            for each frame of resolution (x1,y1) or (x2,y2)
                              N = getNumTargets( ... );
                              for(\n=0..N) {
                                                // for each found Target
                                Height, Width, TargetData = getTarget( ... );
Extracted frame
                                for( j=1..Height ) {
                                  for( i=1..Width ) { // for each found Target
                                     Result = ProcessTarget( TargetData[ j ][ i ] );
                    TargetData
                                           Result
                   Height, Width
```




Undecidable Dataflow Models


- Models for which the following questions cannot be answered at compile time:
 - Is the model deadlock free?
 - Can the model execute with bounded buffer memory?
 - Does a schedule exist?
- Undecidable models in this sense are
 - Boolean/Integer Data Flow (BDF, IDF)
 - Dynamic Data Flow (DDF)
 - Kahn Process Network



Kahn Process Network (KPN)

- Proposed by Kahn in 1974 as a scheme for parallel programming
 - Laid the theoretical foundation for dataflow
- Network of concurrent processes
 - Active actors
 - Communicate over <u>unbounded</u> FIFOs
- Synchronization
 - Blocking read on an empty channel








KPN: Operational Semantics

- Processes either perform computation or communicate
- Reading an empty channel blocks until data is available
 - Process can not wait for data on multiple channels at the same time
- Writing to a channel is non-blocking
- There is only one producer and one consumer per channel
- Characteristics of KPN
 - Deterministic
 - Distributed Control
 - no global schedule needed
 - Distributed Memory
 - no shared memory used
 - no memory contention






KPN: Some Remarks

- Well suited for specifying streaming application
 - signal and image processing
- Whether a KPN can execute in bounded memory is undecidable
- In general, KPNs are difficult to impossible to analyze at compile time
- BUT KPNs are very useful because
 - they are deterministic
 - dynamic streaming application can be modeled efficiently



Specification Languages

Do not confuse Specification Languages with Models of Computation!!!



- Models of Computation describe system behavior
 - Conceptual notion, e.g., sequential execution, dataflow, FSM
- Specification Languages capture Models of Computation
 - Concrete syntax (textual or graphical) form, e.g., C, C++, Java
- Variety of languages can capture one model
 - E.g., C, C++, Java → sequential execution model
- One language can capture variety of models
 - E.g., C++ → sequential execution model, dataflow model, state machine model
- Certain languages are better at capturing certain model of computation




Hardware Description Languages

- HDL = hardware description language
- Textual HDLs replaced graphical HDLs in the 1980s (better for complex behavior)
- Example of HDL is VHDL language:
 - VHDL = VHSIC hardware description language
 - VHSIC = very high speed integrated circuit
 - 1980: Definition started
 - 1984: first version of the language defined, based on ADA, PASCAL
 - 1987: IEEE standard 1076; 1992 revision;
 - Extention: VHDL-AMS models analog
- Another example is Verilog
 - Preferred in US



VHDL: Entities and Architectures


- Each design unit is called an entity
- Entities are comprised of entity declarations and one or several architectures



- Each architecture includes a model of the entity
- The used architecture specified in a configuration



VHDL: Entity Declaration



```
entity full_adder is
    port(a, b, carry_in: in Bit; -- input ports
        sum,carry_out: out Bit); --output ports
end full_adder;
```



VHDL: Architecture


Architectural bodies can include:

- behavioral model
- structural model

Bodies not referring to hardware components are called behavioral bodies



VHDL: Structural Body



```
architecture structure of full_adder is
component half_adder
   port (in1,in2:in Bit; carry:out Bit; sum:out Bit);
 end component;
component or_gate
   port (in1, in2:in Bit; o:out Bit);
 end component;
signal x, y, z: Bit; -- local signals
                      -- port map section
 begin
  i1: half_adder port map (a, b, x, y);
  i2: half_adder port map (y, carry_in, z, sum);
  i3: or_gate port map (x, z, carry_out);
 end structure;
```

VHDL: Processes

Processes model parallelism in hardware

```
General syntax:

label: --optional
process
declarations --optional
begin
statements --optional
end process
```

Example:

```
process
begin
  a <= b after 10 ns
end process;</pre>
```



VHDL: Wait Statements

Processes synchronize via WAIT-statements

Four possible kinds of wait-statements:

- wait on signal list;
 - wait until signal changes;
 - Example: wait on a;
- wait until condition;
 - wait until condition is met;
 - Example: wait until c='1';
- wait for duration;
 - wait for specified amount of time;
 - Example: wait for 10 ns;
- wait;
 - suspend indefinitely

```
process
begin
  prod <= x and y;
  wait on x,y;
end process;</pre>
```

VHDL: Sensitivity List

Sensivity lists are a shorthand for **wait on** *signal list* at the end of the process body:

```
process (x, y)
 begin
   prod \le x \text{ and } y;
 end process;
is equivalent to
process
 begin
   prod \le x and y;
   wait on x,y;
 end process;
```



VHDL Summary

- Behavioral hierarchy (procedures & functions)
- Structural hierarchy but no nested processes
- No object-orientation
- Static number of processes
- Complicated simulation semantics
- Too low level for initial specification
- Good as intermediate language for hardware generation



SystemC language

- Why SystemC if we have VHDL or Verilog?
- Many standards (e.g. the GSM and MPEGstandards) are published in C
 - Using special HDLs require translation from C
- The functionalities of systems are provided by a mix of HW (in HDL) and SW (in C) components
- If different languages are used for the description of HW and SW
 - Simulations require an interface between HW and SW simulators
- Aims at describe SW and HW in same language
 - SW and HW developers are very familiar with C/C++



SystemC: Features

- C++ class library: including required objects for modeling HW components in a SW language
- Concurrency: via processes, controlled by sensitivity lists and calls to wait primitives
- Time: Units ps, ns, µs, etc ...
- Support of bit-datatypes: bitvectors of different lengths; multiple-valued logic (2 and 4 resolution, i.e., '0', '1', 'u'-undefined, and 'z'-high impedance)
- Communication: plug-and-play channel models, allowing easy composition of IP components



SystemC: Language Architecture

Channels for MoCs
Kahn process networks, SDF, etc

Methodology-specific Channels
Master/Slave library

Elementary Channels Signal, Timer, Mutex, Semaphore, FIFO, etc

Core Language

Module

Ports

Processes

Events

Interfaces

Channels

Event-driven simulation kernel

Data types

Bits and bit-vectors

Arbitrary precision integers

Fixed-point numbers

4-valued logic types, logic-vectors

C++ user defined types

C++ Language Standard

